 |
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
| Datasheet File OCR Text: |
| PRELIMPreliminaryPPPPPPPPPINARY K6R4016C1C-C, K6R4016C1C-E, K6R4016C1C-I Document Title 256Kx16 Bit High Speed Static RAM(5V Operating). Operated at Extended and Industrial Temperature Ranges. CMOS SRAM Revision History Rev No. Rev. 0.0 Rev. 1.0 History Initial release with Preliminary. 1.1 Removed Low power Version. 1.2 Removed Data Retention Characteristics 1.3 Changed ISB1 to 20mA 2.1 Relax D.C parameters. Item ICC 12ns 15ns 20ns Previous 190mA 185mA 180mA Current 200mA 195mA 190mA Draft Data Feb. 12. 1999 Mar. 29. 1999 Remark Preliminary Preliminary Rev. 2.0 Aug. 19. 1999 Preliminary 2.2 Relax Absolute Maximum Rating. Item Voltage on Any Pin Relative to Vss Rev.3.0 3.1 Delete Preliminary 3.2 Update D.C parameters and 10ns part. ICC 200mA 195mA 190mA Previous Isb 70mA Isb1 20mA ICC 185mA 175mA 165mA 160mA Current Isb 60mA Isb1 10mA Previous -0.5 to 7.0 Current -0.5 to Vcc+0.5 Mar. 27. 2000 Final 10ns 12ns 15ns 20ns 3.3 Added Extended temperature range Rev.4.0 Delete 20ns speed bin Sep. 24. 2001 Final The attached data sheets are prepared and approved by SAMSUNG Electronics. SAMSUNG Electronics CO., LTD. reserve the right to change the specifications. SAMSUNG Electronics will evaluate and reply to your requests and questions on the parameters of this device. If you have any questions, please contact the SAMSUNG branch office near your office, call or contact Headquarters. -1- Rev 4.0 September 2001 PRELIMPreliminaryPPPPPPPPPINARY K6R4016C1C-C, K6R4016C1C-E, K6R4016C1C-I 256K x 16 Bit High-Speed CMOS Static RAM FEATURES * Fast Access Time 10,12,15ns(Max.) * Low Power Dissipation Standby (TTL) : 60mA(Max.) (CMOS) : 10mA(Max.) Operating K6R4016C1C-10 : 185mA(Max.) K6R4016C1C-12 : 175mA(Max.) K6R4016C1C-15 : 165mA(Max.) * Single 5.0V 10% Power Supply * TTL Compatible Inputs and Outputs * I/O Compatible with 3.3V Device * Fully Static Operation - No Clock or Refresh required * Three State Outputs * Center Power/Ground Pin Configuration * Data Byte Control : LB : I/O1~ I/O8, UB : I/O9~ I/O16 * Standard Pin Configuration K6R4016C1C-J : 44-SOJ-400 K6R4016C1C-T : 44-TSOP2-400BF K6R4016C1C-F : 48-Fine pitch BGA with 0.75 Ball pitch CMOS SRAM GENERAL DESCRIPTION The K6R4016C1C is a 4,194,304-bit high-speed Static Random Access Memory organized as 262,144 words by 16 bits. The K6R4016C1C uses 16 common input and output lines and has an output enable pin which operates faster than address access time at read cycle. Also it allows that lower and upper byte access by data byte control(UB, LB). The device is fabricated using SAMSUNGs advanced CMOS process and designed for high-speed circuit technology. It is particularly well suited for use in high-density high-speed system applications. The K6R4016C1C is packaged in a 400mil 44-pin plastic SOJ or TSOP(II) forward or 48 Fine pitch BGA. FUNCTIONAL BLOCK DIAGRAM Clk Gen. A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 I/O1~I/O8 I/O9~I/O16 ORDERING INFORMATION K6R4016C1C-C10/C12/C15 Commercial Temp. Extended Temp. Industrial Temp. K6R4016C1C-E10/E12/E15 K6R4016C1C-I10/I12/I15 Pre-Charge Circuit Row Select Memory Array 1024 Rows 256 x 16 Columns Data Cont. Data Cont. Gen. CLK I/O Circuit & Column Select A10 A11 A12 A13 A14 A15 A16 A17 WE OE UB LB CS -2- Rev 4.0 September 2001 PRELIMPreliminaryPPPPPPPPPINARY K6R4016C1C-C, K6R4016C1C-E, K6R4016C1C-I PIN CONFIGURATION (Top View) 1 2 3 4 5 6 CMOS SRAM A0 A1 A2 A3 A4 CS I/O1 I/O2 I/O3 1 2 3 4 5 6 7 8 9 44 A17 43 A16 42 A15 41 OE 40 UB 39 LB 38 I/O16 37 I/O15 36 I/O14 D Vss I/O4 A17 A7 I/O12 Vcc C I/O2 I/O3 A5 A6 I/O11 I/O10 B I/O1 UB A3 A4 CS I/O9 A LB OE A0 A1 A2 N.C I/O4 10 Vcc 11 Vss 12 I/O5 13 I/O6 14 I/O7 15 I/O8 16 WE 17 A5 18 A6 19 A7 20 A8 21 A9 22 SOJ/ TSOP2 35 I/O13 34 Vss 33 Vcc 32 I/O12 31 I/O11 30 I/O10 29 I/O9 28 N.C 27 A14 26 A13 25 A12 24 A11 23 A10 H N.C A8 A9 A10 A11 N.C G I/O8 N.C A12 A13 WE I/O16 F I/O7 I/O6 A14 A15 I/O14 I/O15 E Vcc I/O5 N.C A16 I/O13 Vss 48-CSP PIN FUNCTION Pin Name A0 - A17 WE CS OE LB UB I/O1 ~ I/O16 VCC VSS N.C Pin Function Address Inputs Write Enable Chip Select Output Enable Lower-byte Control(I/O1~I/O8) Upper-byte Control(I/O9~I/O16) Data Inputs/Outputs Power(+5.0V) Ground No Connection ABSOLUTE MAXIMUM RATINGS* Parameter Voltage on Any Pin Relative to VSS Voltage on VCC Supply Relative to VSS Power Dissipation Storage Temperature Operating Temperature Commercial Extended Industrial Symbol VIN, VOUT VCC PD TSTG TA TA TA Rating -0.5 to VCC+0.5 -0.5 to 7.0 1.0 -65 to 150 0 to 70 -25 to 85 -40 to 85 Unit V V W C C C C * Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. -3- Rev 4.0 September 2001 PRELIMPreliminaryPPPPPPPPPINARY K6R4016C1C-C, K6R4016C1C-E, K6R4016C1C-I RECOMMENDED DC OPERATING CONDITIONS*(TA=0 to 70C) Parameter Supply Voltage Ground Input High Voltage Input Low Voltage Symbol VCC VSS VIH VIL Min 4.5 0 2.2 -0.5** Typ 5.0 0 Max 5.5 0 VCC+0.5*** 0.8 Unit V V V V CMOS SRAM * The above parameters are also guaranteed at extended and industrial temperature range. ** VIL(Min) = -2.0V a.c(Pulse Width 8ns) for I 20mA. *** VIH(Max) = VCC + 2.0V a.c (Pulse Width 8ns) for I 20mA. DC AND OPERATING CHARACTERISTICS*(TA=0 to 70C, Vcc= 5.0V10%, unless otherwise specified) Parameter Input Leakage Current Output Leakage Current Operating Current Symbol ILI ILO ICC VIN=VSS to VCC CS=VIH or OE=VIH or WE=VIL VOUT = VSS to VCC Min. Cycle, 100% Duty CS=VIL, VIN=VIH or VIL, IOUT=0mA Com. 10ns 12ns 15ns Ext. Ind. 10ns 12ns 15ns Standby Current ISB ISB1 Output Low Voltage Level Output High Voltage Level VOL VOH VOH1** Min. Cycle, CS=VIH f=0MHz, CSVCC-0.2V, VINVCC-0.2V or VIN0.2V IOL=8mA IOH=-4mA IOH1=-0.1mA Test Conditions Min -2 -2 2.4 Max 2 2 185 175 165 200 190 180 60 10 0.4 3.95 V V V mA Unit A A mA * The above parameters are also guaranteed at extended and industrial temperature range. ** VCC=5.0V5%, Temp.=25C. CAPACITANCE*(TA=25C, f=1.0MHz) Item Input/Output Capacitance Input Capacitance * Capacitance is sampled and not 100% tested. Symbol CI/O CIN Test Conditions VI/O=0V VIN=0V MIN - Max 8 7 Unit pF pF -4- Rev 4.0 September 2001 PRELIMPreliminaryPPPPPPPPPINARY K6R4016C1C-C, K6R4016C1C-E, K6R4016C1C-I AC CHARACTERISTICS(TA=0 to 70C, VCC=5.0V10%, unless otherwise noted.) TEST CONDITIONS* Parameter Input Pulse Levels Input Rise and Fall Times Input and Output timing Reference Levels Output Loads * The above test conditions are also applied at extended and industrial temperature range. CMOS SRAM Value 0V to 3V 3ns 1.5V See below Output Loads(A) Output Loads(B) for tHZ, tLZ, tWHZ, tOW, tOLZ & tOHZ +5.0V RL = 50 DOUT VL = 1.5V ZO = 50 30pF* 480 DOUT 255 5pF* * Capacitive Load consists of all components of the test environment. * Including Scope and Jig Capacitance READ CYCLE* K6R4016C1C-10 K6R4016C1C-12 K6R4016C1C-15 Parameter Read Cycle Time Address Access Time Chip Select to Output Output Enable to Valid Output UB, LB Access Time Chip Enable to Low-Z Output Output Enable to Low-Z Output UB, LB Enable to Low-Z Output Chip Disable to High-Z Output Output Disable to High-Z Output UB, LB Disable to High-Z Output Output Hold from Address Change Symbol tRC tAA tCO tOE tBA tLZ tOLZ tBLZ tHZ tOHZ tBHZ tOH Min 10 3 0 0 0 0 0 3 Max 10 10 5 5 5 5 5 - Min 12 3 0 0 0 0 0 3 Max 12 12 6 6 6 6 6 - Min 15 3 0 0 0 0 0 3 Max 15 15 7 7 7 7 7 - Unit ns ns ns ns ns ns ns ns ns ns ns ns * The above parameters are also guaranteed at extended and industrial temperature range. -5- Rev 4.0 September 2001 PRELIMPreliminaryPPPPPPPPPINARY K6R4016C1C-C, K6R4016C1C-E, K6R4016C1C-I WRITE CYCLE* K6R4016C1C-10 K6R4016C1C-12 K6R4016C1C-15 CMOS SRAM Parameter Write Cycle Time Chip Select to End of Write Address Set-up Time Address Valid to End of Write Write Pulse Width(OE High) Write Pulse Width(OE Low) UB, LB Valid to End of Write Write Recovery Time Write to Output High-Z Data to Write Time Overlap Data Hold from Write Time End Write to Output Low-Z Symbol tWC tCW tAS tAW tWP tWP1 tBW tWR tWHZ tDW tDH tOW Min 10 7 0 7 7 10 7 0 0 5 0 3 Max 5 - Min 12 8 0 8 8 12 8 0 0 6 0 3 Max 6 - Min 15 10 0 10 10 15 10 0 0 7 0 3 Max 7 - Unit ns ns ns ns ns ns ns ns ns ns ns ns * The above parameters are also guaranteed at extended and industrial temperature range. TIMING DIAGRAMS TIMING WAVEFORM OF READ CYCLE(1) Address tOH Data Out Previous Valid Data tAA Valid Data (Address Controlled, CS=OE=VIL, WE=VIH, UB, LB=VIL) tRC -6- Rev 4.0 September 2001 PRELIMPreliminaryPPPPPPPPPINARY K6R4016C1C-C, K6R4016C1C-E, K6R4016C1C-I TIMING WAVEFORM OF READ CYCLE(2) (WE=VIH) CMOS SRAM tRC Address tAA tCO tBA UB, LB tBLZ(4,5) OE tOLZ Data out High-Z tHZ(3,4,5) CS tBHZ(3,4,5) tOHZ tOE tOH Valid Data tLZ(4,5) NOTES(READ CYCLE) 1. WE is high for read cycle. 2. All read cycle timing is referenced from the last valid address to the first transition address. 3. tHZ and tOHZ are defined as the time at which the outputs achieve the open circuit condition and are not referenced to VOH or VOL levels. 4. At any given temperature and voltage condition, tHZ(Max.) is less than tLZ(Min.) both for a given device and from device to device. 5. Transition is measured 200mV from steady state voltage with Load(B). This parameter is sampled and not 100% tested. 6. Device is continuously selected with CS=VIL. 7. Address valid prior to coincident with CS transition low. 8. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle. TIMING WAVEFORM OF WRITE CYCLE(1) (OE Clock) tWC Address tAW OE tCW(3) CS tBW UB, LB tAS(4) WE tDW Data in High-Z tOHZ(6) Data out Valid Data tDH High-Z tWP(2) tWR(5) -7- Rev 4.0 September 2001 PRELIMPreliminaryPPPPPPPPPINARY K6R4016C1C-C, K6R4016C1C-E, K6R4016C1C-I TIMING WAVEFORM OF WRITE CYCLE(2) (OE =Low fixed) CMOS SRAM tWC Address tAW tCW(3) CS tBW UB, LB tAS(4) WE tDW Data in High-Z tWHZ(6) Data out High-Z Valid Data tOW (10) (9) tWR(5) tWP1(2) tDH TIMING WAVEFORM OF WRITE CYCLE(3) (CS=Controlled) tWC Address tAW tCW(3) CS tBW UB, LB tAS(4) WE tDW Data in tDH tWP(2) tWR(5) High-Z tLZ tWHZ(6) Valid Data High-Z Data out High-Z High-Z(8) -8- Rev 4.0 September 2001 PRELIMPreliminaryPPPPPPPPPINARY K6R4016C1C-C, K6R4016C1C-E, K6R4016C1C-I TIMING WAVEFORM OF WRITE CYCLE(4) (UB, LB Controlled) tWC Address tAW tCW(3) CS tBW UB, LB tAS(4) WE tDW Data in tDH tWP(2) tWR(5) CMOS SRAM High-Z tBLZ tWHZ(6) Data Valid High-Z(8) Data out High-Z NOTES(WRITE CYCLE) 1. All write cycle timing is referenced from the last valid address to the first transition address. 2. A write occurs during the overlap of a low CS,WE,LB and UB. A write begins at the latest transition CS going low and WE going low ; A write ends at the earliest transition CS going high or WE going high. tWP is measured from the beginning of write to the end of write. 3. tCW is measured from the later of CS going low to end of write. 4. tAS is measured from the address valid to the beginning of write. 5. tWR is measured from the end of write to the address change. tWR applied in case a write ends as CS or WE going high. 6. If OE, CS and WE are in the Read Mode during this period, the I/O pins are in the output low-Z state. Inputs of opposite phase of the output must not be applied because bus contention can occur. 7. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle. 8. If CS goes low simultaneously with WE going or after WE going low, the outputs remain high impedance state. 9. Dout is the read data of the new address. 10. When CS is low : I/O pins are in the output state. The input signals in the opposite phase leading to the output should not be applied. FUNCTIONAL DESCRIPTION CS H L L L WE X H X H OE X* H X L LB X X H L H L L L X L H L * X means Dont Care. UB X X H H L L H L L Mode I/O1~I/O8 Not Select Output Disable High-Z High-Z I/O Pin I/O9~I/O16 High-Z High-Z Supply Current ISB, ISB1 ICC Read DOUT High-Z DOUT High-Z DOUT DOUT High-Z DIN DIN ICC Write DIN High-Z DIN ICC -9- Rev 4.0 September 2001 PRELIMPreliminaryPPPPPPPPPINARY K6R4016C1C-C, K6R4016C1C-E, K6R4016C1C-I PACKAGE DIMENSIONS 44-SOJ-400 CMOS SRAM Units:millimeters/Inches #44 #23 11.18 0.12 0.440 0.005 10.16 0.400 9.40 0.25 0.370 0.010 0.20 +0.10 -0.05 0.008 +0.004 -0.002 #1 28.98 MAX 1.141 25.58 0.12 1.125 0.005 ( 1.19 ) 0.047 3.76 1.27 ( 0.050 ) 0.148 MAX 0.10 MAX 0.004 #22 0.69 MIN 0.027 ( 0.95 ) 0.0375 0.43 0.017 +0.10 -0.05 +0.004 -0.002 1.27 0.050 0.71 -0.05 0.028 +0.004 -0.002 +0.10 44-TSOP2-400BF Units:millimeters/Inches 0~8 0.25 0.010 TYP #44 #23 0.45 ~0.75 0.018 ~ 0.030 10.16 0.400 11.76 0.20 0.463 0.008 ( 0.50 ) 0.020 #1 18.81 MAX 0.741 18.41 0.10 0.725 0.004 1.00 0.10 0.039 0.004 ( 0.805 ) 0.032 0.30 +0.10 -0.05 0.80 0.0315 0.05 MIN 0.002 1.20 MAX 0.047 0.10 0.004 MAX #22 0.075 0.125 + 0.035 - 0.005 - 0.001 + 0.003 0.012 +0.004 -0.002 - 10 Rev 4.0 September 2001 PRELIMPreliminaryPPPPPPPPPINARY K6R4016C1C-C, K6R4016C1C-E, K6R4016C1C-I PACKAGE DIMENSIONS Top View Bottom View CMOS SRAM Units : millimeter. B B 6 A #A1 B C C D 5 4 B1 3 2 1 0.50 A1 INDEX MARK 0.50 C1 E C1/2 F G H B/2 Detail A A 0.25/Typ. Y 0.80/Typ. Notes. 1. Bump counts: 48(8row x 6column) 2. Bump pitch : (x,y)=(0.75 x 0.75)(typ.) 3. All tolerence are +/-0.050 unless otherwise specified. 4. Typ : Typical 5. Y is coplanarity: 0.08(Max) Side View D C Min A B B1 C C1 D E E1 E2 Y 8.90 8.90 0.30 0.20 - Typ 0.75 9.00 3.75 9.00 5.25 0.35 1.05 0.80 0.25 - Max 9.10 9.10 0.40 1.20 0.30 0.08 - 11 Rev 4.0 September 2001 C 0.30 E1 E E2 |
Price & Availability of K6R4016C1C-C
 |
|
|
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
| [Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
|
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |